Anticipatory Access Pipeline Design for Phased Cache

Chih-Wen Hsueh, Jen-Feng Chung, Department of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, jfchung.ece88g@nctu.edu.tw

Lan-Da Van, Chin-Teng Lin, IEEE Fellow, Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan, ldvan@cs.nctu.edu.tw

Abstract—For an embedded processor, the cache design almost occupies half chip area and power consumption. According to Amdahl's law, if the power consumption of cache memories is reduced, the embedded processor can significantly save much power. However, the cache misses result in the penalty of thousands of cycles waiting and power consumption due to increasing the number of external memory access. Based on the above reason, the phased cache design is proposed and can largely improve the power consumption which wastes a set-associative cache. In this paper, the embedded pipelining processor without stalling and low-power phase cache is practiced with high-level simulation to achieve high-performance and low-power design. As experimental results, the proposed phase cache can reduce 44% power consumption compared with traditional one-access-cycle cache and eliminate pipeline stalls incurred by phased cache with only 6% gate count overhead.

I. INTRODUCTION

Caches take nearly half area and power consumption of a microprocessor. Like the microprocessor ARM920T [1], caches consume 44% power of this embedded processor. According to Amdahl's law, if the power consumption of cache can be reduced, the processor can significantly save much power.

The cache is one of the most attractive targets for power reduction. There are several techniques [2]-[4] for reducing the power consumption of on-chip set-associative caches. The structure of a conventional cache and phased cache is shown in Fig. 1. Due to the increasing of cache sets, it also increases the power consumption of cache access. For the architecture of a phased n-way set-associative cache, the tag value of each set is accessed to compare with the tag bits of memory address in the first cycle. If the data value of hit set detected by phased 1 is fetched in the second cycle, other sets will be disabled to reduce power consumption. The architecture of sentry-tag and halting-tag caches can filter out the unnecessary set activities from comparison with lower tag bits before cache access [5-6]. This method of the way-predicting set-associative cache can predict the hit information by most resent used algorithm [7] and reduce power consumption by accessing the predicted set instead of accessing all of the sets.

II. ANTICIPATORY ACCESS PIPELINE DESIGN FOR PHASED CACHE

A new method for phased cache improvement is proposed in this paper. The anticipatory access pipeline design and phased cache are combined to eliminate the cache delay. We take the tag comparison phase of data cache ahead by one stage. The anticipatory pipeline design with phased cache can reduce the unnecessary cache power consumption and obtain the hit data at the same time.
The anticipatory access pipeline for phased cache and modified phased cache is shown in Fig. 2 (a) and (b), respectively. In order to gain the cache address early, a cache addressing calculator is added in the register file stage. In this way, the tag of Level 1 (L1) cache can be accessed and compared with memory address in the arithmetic and logic stage, and then the instruction performs the L1 data cache access in the write-back stage. For example, given three memory addressing modes of general processors [8] are listed in Table I. Their utility rates for these three addressing modes are from 70% to 90% in performing Gcc and Tex programs.

---

### TABLE I. MEMORY ADDRESSING MODE

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>Example</th>
<th>Operation</th>
<th>Utility Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate</td>
<td>LD R4,#3</td>
<td>R4&lt;-Mem[3]</td>
<td>36% 43%</td>
</tr>
<tr>
<td>Placement</td>
<td>LD R4.3(R1)</td>
<td>R4&lt;-Mem[R1+3]</td>
<td>40% 32%</td>
</tr>
<tr>
<td>Register Indirect</td>
<td>LD R4.R1</td>
<td>R4&lt;-Mem[R1]</td>
<td>11% 24%</td>
</tr>
</tbody>
</table>

---

The algorithm of anticipatory access pipeline design with phased cache is shown in Fig. 3. The architecture of pipeline design has five stages including the instruction fetch (IF), the instruction decode (ID), the register file (REG), the arithmetic and logic unit (ALU), and the write-back and memory (WB/MEM). In the ID stage, an instruction is decoded and detected whether the instruction operation is memory access or not. In the REG stage, the register values are read. Besides, if the operation is memory access, the memory address is calculated by each addressing mode in this stage. In the ALU stage, a tag cache can be accessed if there is an instruction of memory load. After the access of the tag cache, the tag value of each set will be compared with the full memory address calculated by the ALU unit, and then the data cache of hit set decided by tag comparison is enabled in the WB/MEM stage.

---

Figure 2. (a) Anticipatory access pipeline design for phased cache and (b) Phased cache architecture in Anticipatory access pipeline.

---

Figure 3. The algorithm of phased cache with pipeline improvement.

---

The phased cache access still requires two cycles, but the proposed phased cache with anticipatory access pipeline design can perform the tag comparison phase one cycle earlier and fetch the hit data in the same stage compared with conventional cache. The proposed phased cache can eliminate the pipeline stall caused by the phased cache. Besides, if L1 cache is missed, the phased cache can be detected by tag comparison in the ALU stage. With the miss information, the pipeline can access the next level memory like L2 cache or main memory one cycle earlier. For example, L1 cache requires 1 cycle and the next level memory required 4 cycles to access data. If L1 cache is missed, it only requires 4 cycles to access data in the proposed design. Hence, the proposed design, which is compared with the conventional architecture required 5 access cycles, can fetch the required data one cycle earlier.

There are many difficulties caused by the modification of pipeline architecture. For example, critical paths and pipeline hazards will be the risk of this design. To shorten the critical path, the calculation of cache address (index value only) in the REG stage is adopted. The index value for cache access is calculated by the REG stage, and the tag value is compared by the ALU stage.

A forwarding path from the REG stage to the REG stage to solve the data hazard is demonstrated in Fig. 4. The load instruction in the REG stage may cause a data hazard of the r1 register on Cycle n+1. The lower bits of r1 will be calculated in the REG stage for the forwarding operation. The pipeline design with phased cache in a RISC processor is implemented to verify the feasibility and to test the other hazards of proposed architecture.
III. ANALYSIS OF POWER AND EXECUTING TIME

The set activities in each cache access are used to express the ratio of power consumption. As shown in (1), the activities of conventional cache (ACT\textsubscript{conventional}) and the activities of proposed design (ACT\textsubscript{design}) are the average set activities in each access. The activity ratio is expressed by the percentage of power consumption between conventional cache and proposed design.

\[
\text{Activity Ratio} = \frac{\text{ACT}_{\text{design}}}{\text{ACT}_{\text{conventional}}}. \quad (1)
\]

\[
\begin{align*}
\text{Power}_\text{cache} &= \text{Hit}_\text{ratio} \times \text{Way} \times (\text{Tag}_\text{power} \times H_T\text{ Enable ratio} + \\
&\quad \text{Data}_\text{power} \times H_D\text{ Enable ratio}) + \\
&\quad \text{Miss}_\text{ratio} \times \text{Way} \times (\text{Tag}_\text{power} \times M_T\text{ Enable ratio} + \\
&\quad \text{Data}_\text{power} \times M_D\text{ Enable ratio}) + \text{Other}, \quad (2)
\end{align*}
\]

where \(H_T\text{ Enable ratio}\) is the activity ratio of tag cache in hit situation, \(H_D\text{ Enable ratio}\) means the activity ratio of data cache in hit situation, \(M_T\text{ Enable ratio}\) is the activity ratio of tag cache in miss situation, and \(M_D\text{ Enable ratio}\) means the activity ratio of data cache in miss situation.

There are two possible results in each cache access as \textit{hit} or \textit{miss}. Besides, the area parameters (tag, data) of tag and data cache are included in detailed analysis. The power consumption in each access can be expressed in terms of the number of cache ways (Way), the hit ratio, and the miss ratio as shown in Table II. For example, we calculate the result of power analysis for a 4-way, 8-bit tag, and 32-bit data cache. As the result, the phased cache can reduce 61% power consumption compared with conventional cache.

<table>
<thead>
<tr>
<th>Power consumption</th>
<th>Conventional cache</th>
<th>Phased cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power of hit</td>
<td>Way(tag + data)</td>
<td>Way(tag)</td>
</tr>
<tr>
<td>Power of miss</td>
<td>Way(tag + data)</td>
<td>Way(tag)</td>
</tr>
<tr>
<td>Total power</td>
<td>Way(tag + data)</td>
<td>HR{Way(tag)+data} + MR{Way(tag)}</td>
</tr>
<tr>
<td>consumption</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power (4-way, 95% HR)</td>
<td>100%</td>
<td>39%</td>
</tr>
</tbody>
</table>

The simulator SimpleScalar [9] is used in all experiments to simulate a number of benchmarks for a 4-way and 4KB cache. Seven benchmarks shown in Table III from SPEC95 and SPEC2000 are randomly selected. By the simulator, the power reductions with the design of 2-way, 4-way, and 8-way phased caches are 42%, 61%, and 71%, respectively. This result shows the proposed phased cache scheme can reduce the access of cache efficiently.

We estimate the performance for phased cache with and without anticipatory access pipeline design. Fig. 5 shows the improvement of performance with different benchmarks. As the result of the proposed pipeline phased cache design, the average executing cycles of benchmarks can be reduced to 8%. As the results shown in Fig. 6, on average 38% cache access cycles caused by phased cache would be eliminated because the phased cache would not generate data hazards for each cache access. If there is any data dependency, phased cache would stall the pipeline operation. Hence, there are about 38% load instructions with data dependency, and 38% performance of cache access can be improved in average.
The performances of cache designs are shown in Fig. 7. The anticipatory access pipeline with phased cache architecture can reduce 60% power consumption of a 4-way cache and 38% cache access cycles. Fig. 8 shows the pipeline architecture of phased cache with anticipatory access pipeline design and conventional cache with anticipatory access pipeline design. The performance and power consumption of them is listed in Table IV. The anticipatory access pipeline design proposed in this paper can reduce 4% to 5% the total of executing cycles. Phased cache with proposed pipeline design can reduce 60% power consumption without any timing penalty. Therefore, high performance access pipeline design combined with phased cache can induce the greatest benefit.

Figure 7. Improvement of phased cache with pipeline design in different benchmarks.

Figure 8. Performance of conventional cache, phased cache and this work.

TABLE IV. THE PERFORMANCE AND POWER CONSUMPTION OF EACH ARCHITECTURE

<table>
<thead>
<tr>
<th></th>
<th>Phased cache</th>
<th>Anticipatory pipeline</th>
<th>Power (%)</th>
<th>Cycles (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional</td>
<td>×</td>
<td>×</td>
<td>100%</td>
<td>100%</td>
</tr>
<tr>
<td>Phased cache</td>
<td>O</td>
<td>×</td>
<td>40%</td>
<td>108%</td>
</tr>
<tr>
<td>Anticipatory</td>
<td>×</td>
<td>O</td>
<td>100%</td>
<td>94%</td>
</tr>
<tr>
<td>Pipeline</td>
<td>O</td>
<td>O</td>
<td>40%</td>
<td>99%</td>
</tr>
</tbody>
</table>

The high power reduction of phased cache about 44% compared with other traditional one-access-cycle caches is maintained with only 6% gate count overhead. The increment of 6% gate count is from anticipatory access pipeline design in the REG stage. Although the area is increased, it will not cause the decline of performance.

IV. CONCLUSIONS

The phased cache with anticipatory access pipeline design has been proposed in this paper and is able to save, across different benchmark suites, an average 60% of the energy of a conventional 4-way set associative cache without any timing penalty. The important key feature is the combination of anticipatory access pipeline design and phased cache. Thus, the pipeline stalls caused by phased cache is eliminated, and the high power reduction of phased cache about 44% compared with other traditional one-access-cycle caches is maintained with only 6% gate count overhead.

ACKNOWLEDGMENT

This work was supported in part by the National Science Council (NSC), Taiwan, R.O.C., under Grant NSC-96-2221-E-009-220, NSC-96-2220-E-009-038, and NSC-96-2221-E-009-058.

REFERENCES